FPGA Design
FPGA designs contain hundreds even thousands of files which are maintained in variety of different formats to support HDL and ESL design languages used to implement FPGA designs.
Typically each file is modified frequently by a designer or team of designers and the files require processing by multiple tools (HDL simulation, logic synthesis, FPGA place and route implementation engines in additional to designs that require co-simulation with algorithms based on high level languages such as MATLAB or C,C++) in order to bring the design to realization.Aldec delivers solutions that work with plain text, block diagrams, state diagrams, including bi-directional conversion between code to graphics, graphical waveforms and support VHDL, Verilog, SystemC, SystemVerilog and many other team based design and co-simulation methodologies that organizations deploy. Mixed HDL design files can be added, modified, archived, restored, compiled, simulated, synthesized and implemented without leaving one, convenient project management framework. All results of operations on the design sources appear in the same project framework, enabling quick analysis and design realization. All 3rd party tools required to complete the FPGA design can be easily added, selected and configured. This level of flexibility is especially appreciated by design engineers working with mixed HDL languages, multiple FPGA vendor tools and silicon technologies. A single integrated design environment provides the assurance the designer is working with familiar tools independent of the selected FPGA device. Read More |
Related Applications
|
||||
 | |||||
Functional Verification
The times when designing digital circuits with paper and pen are gone forever… No matter if you are a beginner or experienced engineer working with digital designs, you need tools to get results faster and improve quality of your work without ruining your budget. Electronic Design Automation tools available from Aldec are powerful, flexible, field-tested yet affordable. We cover virtually all languages and methodologies that you may need in your design creation, verification and management process.
Modern designs are so big that you have to verify their behavior before silicon is manufactured. Sometimes one method of verification is not enough and you have to combine different approaches to get results faster or increase reliability of the process. Aldec offers powerful design rule checkers, simulators and co-simulation solutions that can be helpful in any design environment. No matter if working individually or in combination, they will let you deliver better designs in a shorter time. Read More |
Related Applications
|
||||||
| |||||||
Hardware Emulation Solutions
For SoC/ASIC design and verification engineering teams struggling to verify and validate increasingly complex systems under tight time-to-market constraints, Aldec’s hardware assisted verification solutions provide an affordable and versatile unified platform for simulation acceleration, transaction level co-emulation, software validation, HW/SW co-verification and high-speed prototyping. Read More
|
Related Applications
|
||||
| |||||
RTAX/RTSX Prototyping
Prototyping is an important step in design verification. It assists in identifying problems with the design that were not detected during simulation. Due to one time programmability and high cost of RTAX-S/RTSX devices, prototyping Microsemi RT designs using the traditional approach may be prohibitively costly. Aldec offers a proven cost effective solution.
The EDIF Netlist Converter is a software application developed by Aldec to perform the automatic conversion of a RTAX EDIF netlist into a ProASIC3 EDIF netlist. The converter provides automatic replacement of the primitives between the RTAX and ProASIC3 families. The software application complements the hardware prototyping adaptor and provides a smooth transition from the Microsemi RTAX netlist to a ProASIC3 netlist in order to utilize the flash based architecture for the purpose of prototyping. The converter uses the RTAX EDIF netlist as an input. After processing the converter generates an equivalent ProASIC3 EDIF netlist. Read More |
Related Applications
|
||
| |||
DO-254 Compliance
RTCA/DO-254 “Design Assurance Guidance for Airborne Electronic Hardware” and EUROCAE/ED-80 are means of compliance and guidance for the design assurance of complex electronic hardware such as FPGAs, PLDs and ASICs in airborne systems. DO-254 is currently enforced by the FAA via the Advisory Circular (AC) 20-152. Aldec offers the most comprehensive tools and solutions for DO-254 compliance. From planning to detailed design, from simulation to hardware testing, Aldec’s tools have been implemented and deployed by several major avionics companies and accepted by DO-254 DERs worldwide. Read More
|
Related Applications
|
||||
| |||||
Specialized Applications
Sometimes general-purpose tools and methodologies are not enough – you need something that addresses very specific needs of your design. It can be interface enabling/enhancing data exchange between different tools, hardware addressing specific verification problems or mixture of both. Aldec provides solutions that cover Military/Aerospace, DSP, prototyping and many others. Read More
|
Related Applications
|
||||
| |||||
